A
ASIC

Projects with this topic

View pytest-cocotb project

Tymoteusz Blazejczyk / pytest-cocotb

pytest Cocotb Python python3 unittesting unit-testing HDL VHDL verilog SystemVerilog FPGA ASIC

1

Updated Nov 09, 2025

1 0 0 0

Updated Nov 09, 2025
View PyTCL project

Tymoteusz Blazejczyk / PyTCL

PyTCL allows control EDA tools directly from Python that use TCL.

Python python3 EDA tcl Xilinx Vivado FPGA ASIC flow HDL VHDL verilog SystemVerilog rtl Cadence Xcelium

1

Updated Aug 11, 2025

1 1 1 1

Updated Aug 11, 2025
View sai-lib project

Vadym Kochan / sai-lib

Scheme (r6rs) library to manage ASIC Switch via libsai.so

Computer Net... ASIC ethernet switch

0

Updated Feb 28, 2025

0 0 0 0

Updated Feb 28, 2025
View ygrec8 project

fhwd / ygrec8

A Free HardWare Design of minimalist RISC 8-bit processor core for your System-on-Chip. See ygrec8.com

Bash VHDL SOC cpu ASIC asm rtl

0

Updated Dec 22, 2023

0 0 0 0

Updated Dec 22, 2023
View DTAP project

fhwd / DTAP

A synchronous protocol for accessing an asynchronous digital Design-Under-Test (JTAG sans the hassles)

VHDL asynchronous debug TestAccessPort FPGA ASIC SOC

0

Updated Oct 10, 2023

0 0 0 0

Updated Oct 10, 2023
View xlogic-toolchain project

Tymoteusz Blazejczyk / xlogic-toolchain

Toolchain for simulating and building FPGA projects.

FPGA HDL SystemVerilog verilog VHDL cmake Go golang toolchain compiler ASIC

1

Updated Nov 01, 2020

1 0 0 0

Updated Nov 01, 2020