R
RISC

Projects with this topic

View chiplet-io project

FreeDev / chiplets / chiplet-io

The shared code for the I/O chiplet of the FreeDev APUs.

RISC-V riscv riscv64 Risc-V64 RISC pqc post-quantum... post-quantum... post-quantum... FPGA rtl open hardware openhardware open-hardware hardware Hardware Design microprocessor Microprocessors Scala Chisel agile cxl cxl4 RVA23-compliant Curvilinear curvilinear ...

1

Updated Jan 21, 2026

1 0 0 0

Updated Jan 21, 2026
View chiplet-cache-l3 project

FreeDev / chiplets / chiplet-cache-l3

The shared codes for the L3 cache chiplet for the FreeDev APUs.

RISC-V riscv riscv64 Risc-V64 RISC RVA23-compliant pqc post-quantum... post-quantum... post-quantum... FPGA rtl open hardware openhardware open-hardware hardware Hardware Design microprocessor Microprocessors Scala Chisel agile cxl cxl4 Curvilinear curvilinear ...

1

Updated Jan 21, 2026

1 0 0 0

Updated Jan 21, 2026
View Nim0 project

Pierre Métras / Nim0

Nim0 is a toy compiler for a limited subset of Nim language, all in 5 heavily documented source files so that you can understand them. It is a port of Niklaus Wirth's Oberon-0 compiler.

compiler construction Niklaus Wirth nim toy language RISC emulator Oberon-0

6

Updated Apr 27, 2021

6 0 0 0

Updated Apr 27, 2021