U

UVM

This project implements and verifies a Synchronous FIFO (First In First Out) using SystemVerilog RTL and a complete UVM-based verification environment.

A UVM-based verification environment for a 32-bit ALU in SystemVerilog, ensuring that all arithmetic and logic operations work correctly under various scenarios.