A

ALU-Unit-Verification

Project information

A UVM-based verification environment for a 32-bit ALU in SystemVerilog, ensuring that all arithmetic and logic operations work correctly under various scenarios.

UVM SystemVerilog

13 Commits
2 Branches
0 Tags

README

Created on

February 22, 2026

Loading