FPGA
Projects with this topic
-
Z80 @10 MHz PoC for Altera Cyclone II and Cyclone IV (DE0-Nano board) FPGAs
Updated -
-
FPGA HLS Kernel for SECP256K1 Signature Verification used as part of Baldur: A Hybrid Blockchain Database with FPGA or GPU Acceleration
Updated -
Trusted Execution Environments On-Demand (TEEOD) is a novel Trusted Execution Environment (TEE) approach that leverages the reconfigurable logic of FPGAs to provide enhanced security for security-critical applications. Unlike traditional TEE implementations that rely on hardware extensions or dedicated security elements, TEEOD offers a more flexible and secure solution by dynamically creating and managing enclaves on-demand. Each enclave can be customized and includes a dedicated soft-core microcontroller (MCU), private memory, security services, and means to communicate with the regular execution environment (REE).
Updated -
A simple COMmunication BLOCK with well know interfaces in the FPGA side
Updated -
This project is about building Hack on real hardware as proposed in chapter 13 of the course nand2tetris using only FOSS, free and open source hard- and software.
Updated -
Collection of simple interfaces for Digilent Pmods
Updated -
Implementation of MIX as proposed in "The Art of Computer Programming, Vol. 1" by Donald E. Knuth. Runs on iCE40-fpga using only FOSS Hard- and Software.
Updated -
Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
Updated -
a fork of http://svn.clifford.at/libxsvf/trunk@104
Updated -
I'm currently working on a hobby project that I will call "vISA", which stands for "Variable Instruction Set Architecture."
Because GitLab's Project Description is very limited, just read the README.md instead.
Updated -
-
A stack-based 16-bit CPU written in VHDL (with pt-br docs)
Updated -
An Demonstration of FPGA Assisted Software Tracing for ARM CoreSight On Xilinx Zynq-7000 SoC
Updated -
Source/Version control task for Lab 3
UpdatedUpdated -
Acoustic levitation on SoC FPGA (DE0-Nano-SoC)
Updated -
Implementation of a freespace optics bridge.
Updated