Retro-V is a SoftCPU in Verilog that implements RISC-V 32-bit architecture RV32I, but with 8-bit external bus

Name
Last commit
Last update
FPGA Loading commit data...
LICENSE Loading commit data...
README.md Loading commit data...
retro.v Loading commit data...
retro1-mk Loading commit data...
retro1.cpp Loading commit data...
retro2-mk Loading commit data...
retro2.cpp Loading commit data...