DRV8662: fixed pin length and stacked pins to avoid ERC error
Datasheet: http://www.ti.com/product/DRV8662
All pins changed to 100mil length GND (Pin 4,5,6) was stacked. SW (Pin 7 & 8) was stacked. VBST (Pin 10 & 11) was stacked, due to the 2 Power outputs, creating ERC error. Moved NC (Pin 9) on to the outline (according to KLC)
All contributions to the kicad library must follow the KiCad library convention
Thanks for creating a pull request to contribute to the KiCad libraries! To speed up integration of your PR, please check the following items:
-
Provide a URL to a datasheet for the symbol(s) you are contributing -
An example screenshot image is very helpful -
Ensure that the associated footprints match the official footprint library - A new fitting footprint must be submitted if the library does not yet contain one.
-
If there are matching footprint PRs, provide link(s) as appropriate -
Check the output of the Travis automated check scripts - fix any errors as required -
Give a reason behind any intentional library convention rule violation.