A Libre library of customisable VHDL gate definitions and tools to help analyse, optimise, test and failproof digital ciruits.