bFloat_FPU_SystemVerilog

Project information

SystemVerilog implementation of the Floating Point Unit (FPU) employing the 16-bit brain-inspired floating-point format (bFloat). The project has been partially funded by the OPRECOMP Summer of Code 2019 grant.

6 Commits
1 Branch
0 Tags

README
LICENSE

Created on

October 22, 2019

Copy SSH clone URLgit@gitlab.com:davide.zoni/bfloat_fpu_systemverilog.git
Copy HTTPS clone URLhttps://gitlab.com/davide.zoni/bfloat_fpu_systemverilog.git