Skip to content
GitLab
Menu
Why GitLab
Pricing
Contact Sales
Explore
Why GitLab
Pricing
Contact Sales
Explore
Sign in
Get free trial
bfloat_fpu_systemverilog
LICENSE.md
Find file
Blame
History
Permalink
SystemVerilog design of an FPU implementing the 16-bit bFloat format.
· b6571c81
Davide Zoni
authored
Oct 22, 2019
b6571c81
This project is licensed under the
Other
.
Learn more