Skip to content

Restrict the number of GPIOs to the user facing GPIO pins 0-27.

Restrict GPIO access to user facing GPIOs 0-27.

QNXE-1100

Merge request reports

Loading