update e31x constraints to constrain the correct clock
What this MR does / why we need it:
Update constraints files to constrain the correct fpga clock being used.
Steps to complete before submitting MR:
-
I have read Contribution guidelines -
I have ensured I have a changelog written in the imperative form that is meaningful and accurately summarizes the work done -
I have added the release notes label if applicable (more information below) -
I have ensured the workflow labels are up to date and will continue to do so up until this work is merged into develop -
I have added a category, type, and target release label along with all other labels as need be -
My branch is up to date with develop. If it is not, then I have ensured my work does not conflict with other work -
I agree my bugfix MR does not include new features/enhancements -
I represent that bugfixes have been locally tested against the most recent major.minor release in which the bug exists -
(REVIEWER ONLY) I have thoroughly gone through the above steps to ensure that they have been followed
Release Notes
N/A
Changelog
- bug(hdl): update e31x timing constraints to constrain fclk0
Which issue(s) this MR closes
Closes #70 (closed)