Explicitly set attributes for all DDR3 signals

This works around a nmigen bug where incorrect default attributes are being propagated to signals that do not have explicit attributes set.