[5.15-dev] arm64: dts: mt8365: fix GIC interrupt-cells
The gic interrupt-controller@c000000 #interrupt-cells should be 3 instead of 4 because mt8565 only has a single CPU cluster and the 4th cell is used to encode the cluster phandle.
The arm,gic-v3.yaml bindings indicates:
"#interrupt-cells":
description: |
Specifies the number of cells needed to encode an interrupt source.
Must be a single cell with a value of at least 3.
If the system requires describing PPI affinity, then the value must
be at least 4.
This causes an error in PMU setup:
[ 0.135234] hw perfevents: no irqs for PMU, sampling events not supported
Fixes: 5b2571f3 ("arm64: dts: mediatek: add mt8365 device-tree")
Signed-off-by: Neil Armstrong narmstrong@baylibre.com