Skip to content

Add symbol generation of Lattice ECP5 FPGA family from CSV files

KiCad Bot requested to merge github/fork/joilm/master into master

Created by: joilm

Lattice ECP FPGA family pin descriptions are used to auto-generate the schematic symbols. This re-uses the Xilinx symbol generator from #293 Currently all ECP5U, ECP5UM and ECP5UM-5G are working, ECP3 devices have similar CSV files and should work as well. The ICE FPGA series has different a pin descripion format.

Example ecp5-5g

Edited by Bob Cousins

Merge request reports