added missing verilog files to the build verilog directory.