Solid color for the default background
Currently, when the FPGA is started, a test pattern is shown. This should be changed to a full solid color (light gray)
Edited by Guillermo Amat
Currently, when the FPGA is started, a test pattern is shown. This should be changed to a full solid color (light gray)