S

SIMON

Project information

An implementation of Simon Says in Verilog for Xilinx FPGA systems

verilog FPGA SystemVerilog Xilinx

2 Commits
3 Branches
0 Tags

README

Created on

November 02, 2025

Loading