D

DShot FPGA IP Core

Project information

VHDL implementation of the DShot protocol with native and AXI interface

151 Commits
1 Branch
12 Tags

README
CERN Open Hardware Licence Version 2 - Strongly Reciprocal

Created on

May 01, 2026

Loading