Skip to content
GitLab
Menu
Why GitLab
Pricing
Contact Sales
Explore
Why GitLab
Pricing
Contact Sales
Explore
Sign in
Get free trial
Reg test port to Python
Code
Review changes
Check out branch
Download
Patches
Plain diff
Shuran Wang
requested to merge
reg_test_port
into
master
Mar 16, 2021
Overview
0
Commits
4
Pipelines
2
Changes
4
Expand
Ported to Python:
unit_storage_vtk_readmesh (Test_MeshRead.tcl)
unit_storage_vtk_writemesh (Test_MeshWrite.tcl)
unit_storage_vtk_surface_writer (Test_SurfaceWrite.tcl)
Merge request reports