In this project we implemented a small fully pipelined DLX processor from RTL down to physical design.