Skip to content
GitLab
Menu
Why GitLab
Pricing
Contact Sales
Explore
Why GitLab
Pricing
Contact Sales
Explore
Sign in
Get free trial
x86 gcc
gcc
Merge requests
Open
1
Merged
15
Closed
12
All
28
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
x86: Add a fake SSE register for ix86_gen_scratch_sse_rtx
!28
· created
Feb 26, 2022
by
H.J. Lu
users/intel/xmm_scratch/master
7
updated
Mar 01, 2022
PR target/103069: Relax cmpxchg loop for x86 target
!27
· created
Jan 20, 2022
by
Hongyu Wang
users/hjl/atomic/gcc-11
Merged
Approved
2
updated
Jan 20, 2022
AVX512FP16: Optimize _Float16 reciprocal for div and sqrt
!26
· created
Oct 25, 2021
by
Hongyu Wang
users/intel/fp16_rcp/master
Closed
1 left
5
updated
Mar 05, 2024
Canonicalize __atomic/sync_fetch_or/xor/and for constant mask.
!25
· created
Oct 21, 2021
by
hongtao
users/hjl/pr102566/master
Closed
11
updated
Mar 08, 2022
AVX512FP16: Add *_set1_pch intrinsics.
!24
· created
Oct 11, 2021
by
Alice Xu
users/intel/liuhongt/independentfp16
Closed
7
updated
Mar 05, 2024
AVX512FP16: Adjust builtin for mask complex fma
!23
· created
Oct 09, 2021
by
Hongyu Wang
users/intel/complex_builtin_adjust/master
Closed
6
updated
Oct 18, 2021
AVX512FP16: Support vector shuffle builtins
!22
· created
Sep 28, 2021
by
Hongyu Wang
users/intel/fp16_suffle/master
Closed
6
updated
Oct 18, 2021
AVX512FP16: Adjust complex builtin order
!21
· created
Sep 18, 2021
by
Hongyu Wang
users/intel/liuhongt/independentfp16
Merged
Approved
0
updated
Sep 18, 2021
AVX512FP16: Support cond_op for HFmode
!20
· created
Sep 08, 2021
by
Hongyu Wang
users/intel/liuhongt/independentfp16
Merged
Approved
3
updated
Sep 23, 2021
Initial support for 64/32bit vectorization for AVX512FP16
!19
· created
Aug 09, 2021
by
Hongyu Wang
users/intel/64_32bit_vect/master
Closed
1 left
8
updated
Oct 09, 2021
AVX512FP16: Enable vec_cmpmn/vcondmn expanders for HF modes.
!18
· created
Jul 29, 2021
by
Hongyu Wang
users/intel/liuhongt/independentfp16_wip
Merged
Approved
24
updated
Aug 04, 2021
AVX512FP16: Add earlyclobber constraints for complex insns
!17
· created
Jul 21, 2021
by
Hongyu Wang
users/intel/liuhongt/independentfp16_wip
Closed
1 left
0
updated
Mar 05, 2024
Fix floatmn2 expander
!16
· created
Jul 15, 2021
by
Hongyu Wang
users/intel/fp16/master
Merged
Approved
3
updated
Jul 16, 2021
AVX512FP16: add truncmn2/extendmn2 expanders
!15
· created
Jul 14, 2021
by
Hongyu Wang
intel/fp16
Merged
Approved
0
updated
Jul 14, 2021
AVX512FP16: Add float(uns)?mn2 expander
!14
· created
Jul 12, 2021
by
Hongyu Wang
intel/fp16
Merged
Approved
0
updated
Jul 14, 2021
Rebase HWASAN
!13
· created
May 27, 2021
by
Zhang, Xiang1
users/hjl/lam/master
Closed
2
updated
Jul 20, 2021
Users/xiang/hwasan lam
!12
· created
Apr 20, 2021
by
Zhang, Xiang1
users/intel/lam/master
Merged
0
updated
Apr 21, 2021
Use <sys/tagged-address.h> to enable LAM_U57
!11
· created
Mar 21, 2021
by
H.J. Lu
users/intel/lam/master
Closed
2
updated
Sep 28, 2021
LAM: Enable LAM_U57
!10
· created
Feb 01, 2021
by
H.J. Lu
users/intel/lam/master
Merged
Approved
0
updated
Feb 02, 2021
Users/intel/liuhongt/lam/master
!9
· created
Feb 01, 2021
by
hongtao
users/intel/lam/master
Merged
Approved
1
updated
Feb 01, 2021
Prev
1
2
Next