Add a feature to view SystemVerilog Interface signals

When I use surfer to view the interface signal, I can only see a signal with a large bit width, which is spliced by the interface packaging many signals. It's a hassle to not be able to see these underlying signals, and hopefully this feature will be added in the future.