Skip to content

GitLab

Why GitLab
Pricing
Contact Sales
Explore

Sign in
Get free trial

S

Simple UART

Project information

Set of simple modules to communicate via UART

FPGA verilog UART

42 Commits
1 Branch
0 Tags

README
CERN Open Hardware Licence Version 2 - Weakly Reciprocal

Created on

December 12, 2020

Loading