A

AXI GPIO

Project information

Custom AXI GPIO core with up to 32 input and 32 output ports

4 Commits
1 Branch
0 Tags

README
CERN Open Hardware Licence Version 2 - Weakly Reciprocal

Created on

November 01, 2021

Loading