replace DDR3 read fifo with xilinx fifo generator, fix DDR3 write fifo reads, update vivado project generation script