Verification of generated rtl

Get some exhaustive testing of generated verilog.

• compatibility of different rdl option, multipart filed, enum encoding, ... (all case must work)

What verilog environment to use (open as verilator ?).

Can make use of uvm environment (native regmodel test sequence ?)