A typo in target/riscv/insn32-64.decode

In this file, target/riscv/insn32-64.decode, the following section:

......
# *** RV32H Base Instruction Set ***
hlv_wu    0110100  00001   ..... 100 ..... 1110011 @r2
hlv_d     0110110  00000   ..... 100 ..... 1110011 @r2
......

Should be changed to

......
# *** RV64H Base Instruction Set ***
hlv_wu    0110100  00001   ..... 100 ..... 1110011 @r2
hlv_d     0110110  00000   ..... 100 ..... 1110011 @r2
......

Because we use it to describe the RiscV64 H type base instruction set.

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information