Commit 389cde57 authored by Florian Fainelli's avatar Florian Fainelli Committed by Greg Kroah-Hartman

perf tests ARM: Disable breakpoint tests 32-bit

[ Upstream commit 24f96733 ]

The breakpoint tests on the ARM 32-bit kernel are broken in several

The breakpoint length requested does not necessarily match whether the
function address has the Thumb bit (bit 0) set or not, and this does
matter to the ARM kernel hw_breakpoint infrastructure. See [1] for


As Will indicated, the overflow handling would require single-stepping
which is not supported at the moment. Just disable those tests for the
ARM 32-bit platforms and update the comment above to explain these
Co-developed-by: default avatarWill Deacon <>
Signed-off-by: default avatarFlorian Fainelli <>
Signed-off-by: default avatarWill Deacon <>
Acked-by: Jiri Olsa's avatarJiri Olsa <>
Cc: Alexander Shishkin <>
Cc: Namhyung Kim <>
Cc: Peter Zijlstra <>
Link: default avatarArnaldo Carvalho de Melo <>
Signed-off-by: default avatarSasha Levin <>
parent 7eb6443f
......@@ -291,12 +291,20 @@ int test__bp_signal(struct test *test __maybe_unused, int subtest __maybe_unused
bool test__bp_signal_is_supported(void)
* The powerpc so far does not have support to even create
* instruction breakpoint using the perf event interface.
* Once it's there we can release this.
#if defined(__powerpc__) || defined(__s390x__)
* PowerPC and S390 do not support creation of instruction
* breakpoints using the perf_event interface.
* ARM requires explicit rounding down of the instruction
* pointer in Thumb mode, and then requires the single-step
* to be handled explicitly in the overflow handler to avoid
* stepping into the SIGIO handler and getting stuck on the
* breakpointed instruction.
* Just disable the test for these architectures until these
* issues are resolved.
#if defined(__powerpc__) || defined(__s390x__) || defined(__arm__)
return false;
return true;
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment