gpio-em.c 10.6 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
/*
 * Emma Mobile GPIO Support - GIO
 *
 *  Copyright (C) 2012 Magnus Damm
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/spinlock.h>
#include <linux/interrupt.h>
#include <linux/ioport.h>
#include <linux/io.h>
#include <linux/irq.h>
#include <linux/irqdomain.h>
#include <linux/bitops.h>
#include <linux/err.h>
#include <linux/gpio.h>
#include <linux/slab.h>
#include <linux/module.h>
Magnus Damm's avatar
Magnus Damm committed
33
#include <linux/pinctrl/consumer.h>
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

struct em_gio_priv {
	void __iomem *base0;
	void __iomem *base1;
	spinlock_t sense_lock;
	struct platform_device *pdev;
	struct gpio_chip gpio_chip;
	struct irq_chip irq_chip;
	struct irq_domain *irq_domain;
};

#define GIO_E1 0x00
#define GIO_E0 0x04
#define GIO_EM 0x04
#define GIO_OL 0x08
#define GIO_OH 0x0c
#define GIO_I 0x10
#define GIO_IIA 0x14
#define GIO_IEN 0x18
#define GIO_IDS 0x1c
#define GIO_IIM 0x1c
#define GIO_RAW 0x20
#define GIO_MST 0x24
#define GIO_IIR 0x28

#define GIO_IDT0 0x40
#define GIO_IDT1 0x44
#define GIO_IDT2 0x48
#define GIO_IDT3 0x4c
#define GIO_RAWBL 0x50
#define GIO_RAWBH 0x54
#define GIO_IRBL 0x58
#define GIO_IRBH 0x5c

#define GIO_IDT(n) (GIO_IDT0 + ((n) * 4))

static inline unsigned long em_gio_read(struct em_gio_priv *p, int offs)
{
	if (offs < GIO_IDT0)
		return ioread32(p->base0 + offs);
	else
		return ioread32(p->base1 + (offs - GIO_IDT0));
}

static inline void em_gio_write(struct em_gio_priv *p, int offs,
				unsigned long value)
{
	if (offs < GIO_IDT0)
		iowrite32(value, p->base0 + offs);
	else
		iowrite32(value, p->base1 + (offs - GIO_IDT0));
}

static void em_gio_irq_disable(struct irq_data *d)
{
89
	struct em_gio_priv *p = irq_data_get_irq_chip_data(d);
90 91 92 93 94 95

	em_gio_write(p, GIO_IDS, BIT(irqd_to_hwirq(d)));
}

static void em_gio_irq_enable(struct irq_data *d)
{
96
	struct em_gio_priv *p = irq_data_get_irq_chip_data(d);
97 98 99 100

	em_gio_write(p, GIO_IEN, BIT(irqd_to_hwirq(d)));
}

101
static int em_gio_irq_reqres(struct irq_data *d)
102 103 104
{
	struct em_gio_priv *p = irq_data_get_irq_chip_data(d);

105
	if (gpiochip_lock_as_irq(&p->gpio_chip, irqd_to_hwirq(d))) {
106
		dev_err(p->gpio_chip.parent,
107 108
			"unable to lock HW IRQ %lu for IRQ\n",
			irqd_to_hwirq(d));
109 110
		return -EINVAL;
	}
111 112 113
	return 0;
}

114
static void em_gio_irq_relres(struct irq_data *d)
115 116 117
{
	struct em_gio_priv *p = irq_data_get_irq_chip_data(d);

118
	gpiochip_unlock_as_irq(&p->gpio_chip, irqd_to_hwirq(d));
119 120 121
}


122 123 124 125 126 127 128 129 130 131 132 133 134
#define GIO_ASYNC(x) (x + 8)

static unsigned char em_gio_sense_table[IRQ_TYPE_SENSE_MASK + 1] = {
	[IRQ_TYPE_EDGE_RISING] = GIO_ASYNC(0x00),
	[IRQ_TYPE_EDGE_FALLING] = GIO_ASYNC(0x01),
	[IRQ_TYPE_LEVEL_HIGH] = GIO_ASYNC(0x02),
	[IRQ_TYPE_LEVEL_LOW] = GIO_ASYNC(0x03),
	[IRQ_TYPE_EDGE_BOTH] = GIO_ASYNC(0x04),
};

static int em_gio_irq_set_type(struct irq_data *d, unsigned int type)
{
	unsigned char value = em_gio_sense_table[type & IRQ_TYPE_SENSE_MASK];
135
	struct em_gio_priv *p = irq_data_get_irq_chip_data(d);
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194
	unsigned int reg, offset, shift;
	unsigned long flags;
	unsigned long tmp;

	if (!value)
		return -EINVAL;

	offset = irqd_to_hwirq(d);

	pr_debug("gio: sense irq = %d, mode = %d\n", offset, value);

	/* 8 x 4 bit fields in 4 IDT registers */
	reg = GIO_IDT(offset >> 3);
	shift = (offset & 0x07) << 4;

	spin_lock_irqsave(&p->sense_lock, flags);

	/* disable the interrupt in IIA */
	tmp = em_gio_read(p, GIO_IIA);
	tmp &= ~BIT(offset);
	em_gio_write(p, GIO_IIA, tmp);

	/* change the sense setting in IDT */
	tmp = em_gio_read(p, reg);
	tmp &= ~(0xf << shift);
	tmp |= value << shift;
	em_gio_write(p, reg, tmp);

	/* clear pending interrupts */
	em_gio_write(p, GIO_IIR, BIT(offset));

	/* enable the interrupt in IIA */
	tmp = em_gio_read(p, GIO_IIA);
	tmp |= BIT(offset);
	em_gio_write(p, GIO_IIA, tmp);

	spin_unlock_irqrestore(&p->sense_lock, flags);

	return 0;
}

static irqreturn_t em_gio_irq_handler(int irq, void *dev_id)
{
	struct em_gio_priv *p = dev_id;
	unsigned long pending;
	unsigned int offset, irqs_handled = 0;

	while ((pending = em_gio_read(p, GIO_MST))) {
		offset = __ffs(pending);
		em_gio_write(p, GIO_IIR, BIT(offset));
		generic_handle_irq(irq_find_mapping(p->irq_domain, offset));
		irqs_handled++;
	}

	return irqs_handled ? IRQ_HANDLED : IRQ_NONE;
}

static inline struct em_gio_priv *gpio_to_priv(struct gpio_chip *chip)
{
195
	return gpiochip_get_data(chip);
196 197 198 199 200 201 202 203 204 205
}

static int em_gio_direction_input(struct gpio_chip *chip, unsigned offset)
{
	em_gio_write(gpio_to_priv(chip), GIO_E0, BIT(offset));
	return 0;
}

static int em_gio_get(struct gpio_chip *chip, unsigned offset)
{
206
	return !!(em_gio_read(gpio_to_priv(chip), GIO_I) & BIT(offset));
207 208 209 210 211 212 213
}

static void __em_gio_set(struct gpio_chip *chip, unsigned int reg,
			 unsigned shift, int value)
{
	/* upper 16 bits contains mask and lower 16 actual value */
	em_gio_write(gpio_to_priv(chip), reg,
214
		     (BIT(shift + 16)) | (value << shift));
215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236
}

static void em_gio_set(struct gpio_chip *chip, unsigned offset, int value)
{
	/* output is split into two registers */
	if (offset < 16)
		__em_gio_set(chip, GIO_OL, offset, value);
	else
		__em_gio_set(chip, GIO_OH, offset - 16, value);
}

static int em_gio_direction_output(struct gpio_chip *chip, unsigned offset,
				   int value)
{
	/* write GPIO value to output before selecting output mode of pin */
	em_gio_set(chip, offset, value);
	em_gio_write(gpio_to_priv(chip), GIO_E1, BIT(offset));
	return 0;
}

static int em_gio_to_irq(struct gpio_chip *chip, unsigned offset)
{
237
	return irq_create_mapping(gpio_to_priv(chip)->irq_domain, offset);
238 239
}

Magnus Damm's avatar
Magnus Damm committed
240 241 242 243 244 245 246 247 248 249 250 251 252 253 254
static int em_gio_request(struct gpio_chip *chip, unsigned offset)
{
	return pinctrl_request_gpio(chip->base + offset);
}

static void em_gio_free(struct gpio_chip *chip, unsigned offset)
{
	pinctrl_free_gpio(chip->base + offset);

	/* Set the GPIO as an input to ensure that the next GPIO request won't
	* drive the GPIO pin as an output.
	*/
	em_gio_direction_input(chip, offset);
}

255 256
static int em_gio_irq_domain_map(struct irq_domain *h, unsigned int irq,
				 irq_hw_number_t hwirq)
257 258 259
{
	struct em_gio_priv *p = h->host_data;

260
	pr_debug("gio: map hw irq = %d, irq = %d\n", (int)hwirq, irq);
261

262 263
	irq_set_chip_data(irq, h->host_data);
	irq_set_chip_and_handler(irq, &p->irq_chip, handle_level_irq);
264 265 266
	return 0;
}

267
static const struct irq_domain_ops em_gio_irq_domain_ops = {
268
	.map	= em_gio_irq_domain_map,
269
	.xlate	= irq_domain_xlate_twocell,
270 271
};

272
static int em_gio_probe(struct platform_device *pdev)
273 274 275 276 277 278
{
	struct em_gio_priv *p;
	struct resource *io[2], *irq[2];
	struct gpio_chip *gpio_chip;
	struct irq_chip *irq_chip;
	const char *name = dev_name(&pdev->dev);
279
	unsigned int ngpios;
280 281
	int ret;

282
	p = devm_kzalloc(&pdev->dev, sizeof(*p), GFP_KERNEL);
283 284 285 286 287 288 289 290 291 292 293 294 295 296
	if (!p) {
		ret = -ENOMEM;
		goto err0;
	}

	p->pdev = pdev;
	platform_set_drvdata(pdev, p);
	spin_lock_init(&p->sense_lock);

	io[0] = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	io[1] = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	irq[0] = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
	irq[1] = platform_get_resource(pdev, IORESOURCE_IRQ, 1);

297 298
	if (!io[0] || !io[1] || !irq[0] || !irq[1]) {
		dev_err(&pdev->dev, "missing IRQ or IOMEM\n");
299
		ret = -EINVAL;
300
		goto err0;
301 302
	}

303 304
	p->base0 = devm_ioremap_nocache(&pdev->dev, io[0]->start,
					resource_size(io[0]));
305 306 307
	if (!p->base0) {
		dev_err(&pdev->dev, "failed to remap low I/O memory\n");
		ret = -ENXIO;
308
		goto err0;
309 310
	}

311 312
	p->base1 = devm_ioremap_nocache(&pdev->dev, io[1]->start,
				   resource_size(io[1]));
313 314 315
	if (!p->base1) {
		dev_err(&pdev->dev, "failed to remap high I/O memory\n");
		ret = -ENXIO;
316
		goto err0;
317 318
	}

319 320 321 322
	if (of_property_read_u32(pdev->dev.of_node, "ngpios", &ngpios)) {
		dev_err(&pdev->dev, "Missing ngpios OF property\n");
		ret = -EINVAL;
		goto err0;
323 324
	}

325
	gpio_chip = &p->gpio_chip;
326
	gpio_chip->of_node = pdev->dev.of_node;
327 328 329 330 331
	gpio_chip->direction_input = em_gio_direction_input;
	gpio_chip->get = em_gio_get;
	gpio_chip->direction_output = em_gio_direction_output;
	gpio_chip->set = em_gio_set;
	gpio_chip->to_irq = em_gio_to_irq;
Magnus Damm's avatar
Magnus Damm committed
332 333
	gpio_chip->request = em_gio_request;
	gpio_chip->free = em_gio_free;
334
	gpio_chip->label = name;
335
	gpio_chip->parent = &pdev->dev;
336
	gpio_chip->owner = THIS_MODULE;
337 338
	gpio_chip->base = -1;
	gpio_chip->ngpio = ngpios;
339 340 341 342 343 344

	irq_chip = &p->irq_chip;
	irq_chip->name = name;
	irq_chip->irq_mask = em_gio_irq_disable;
	irq_chip->irq_unmask = em_gio_irq_enable;
	irq_chip->irq_set_type = em_gio_irq_set_type;
345 346
	irq_chip->irq_request_resources = em_gio_irq_reqres;
	irq_chip->irq_release_resources = em_gio_irq_relres;
347
	irq_chip->flags	= IRQCHIP_SKIP_SET_WAKE | IRQCHIP_MASK_ON_SUSPEND;
348

349
	p->irq_domain = irq_domain_add_simple(pdev->dev.of_node, ngpios, 0,
350
					      &em_gio_irq_domain_ops, p);
Axel Lin's avatar
Axel Lin committed
351 352
	if (!p->irq_domain) {
		ret = -ENXIO;
353
		dev_err(&pdev->dev, "cannot initialize irq domain\n");
354
		goto err0;
355 356
	}

357 358
	if (devm_request_irq(&pdev->dev, irq[0]->start,
			     em_gio_irq_handler, 0, name, p)) {
359 360
		dev_err(&pdev->dev, "failed to request low IRQ\n");
		ret = -ENOENT;
361
		goto err1;
362 363
	}

364 365
	if (devm_request_irq(&pdev->dev, irq[1]->start,
			     em_gio_irq_handler, 0, name, p)) {
366 367
		dev_err(&pdev->dev, "failed to request high IRQ\n");
		ret = -ENOENT;
368
		goto err1;
369 370
	}

371
	ret = gpiochip_add_data(gpio_chip, p);
372 373
	if (ret) {
		dev_err(&pdev->dev, "failed to add GPIO controller\n");
374
		goto err1;
375
	}
Magnus Damm's avatar
Magnus Damm committed
376

377 378 379
	return 0;

err1:
380
	irq_domain_remove(p->irq_domain);
381 382 383 384
err0:
	return ret;
}

385
static int em_gio_remove(struct platform_device *pdev)
386 387 388
{
	struct em_gio_priv *p = platform_get_drvdata(pdev);

389
	gpiochip_remove(&p->gpio_chip);
390

Axel Lin's avatar
Axel Lin committed
391
	irq_domain_remove(p->irq_domain);
392 393 394
	return 0;
}

395 396 397 398 399 400
static const struct of_device_id em_gio_dt_ids[] = {
	{ .compatible = "renesas,em-gio", },
	{},
};
MODULE_DEVICE_TABLE(of, em_gio_dt_ids);

401 402
static struct platform_driver em_gio_device_driver = {
	.probe		= em_gio_probe,
403
	.remove		= em_gio_remove,
404 405
	.driver		= {
		.name	= "em_gio",
406
		.of_match_table = em_gio_dt_ids,
407 408 409
	}
};

410 411 412 413 414 415 416 417 418 419 420
static int __init em_gio_init(void)
{
	return platform_driver_register(&em_gio_device_driver);
}
postcore_initcall(em_gio_init);

static void __exit em_gio_exit(void)
{
	platform_driver_unregister(&em_gio_device_driver);
}
module_exit(em_gio_exit);
421 422 423 424

MODULE_AUTHOR("Magnus Damm");
MODULE_DESCRIPTION("Renesas Emma Mobile GIO Driver");
MODULE_LICENSE("GPL v2");