Commit e138173f authored by Alexander Shabarshin's avatar Alexander Shabarshin

added info to README

parent 53149e53
......@@ -2,6 +2,24 @@
DIY personal computer built around 32-bit version of RISC-V processor
# RV32I emulator with ELF support
gcc -O3 -Wall -lelf emu-rv32i.c -o emu-rv32i
Passed RV32I compliance tests from https://github.com/riscv/riscv-compliance
make RISCV_TARGET=spike RISCV_DEVICE=rv32i TARGET_SIM=/full/path/emulator variant
Zephyr example:
cd zephyr
source zephyr-env.sh
cd samples/synchronization
mkdir build && cd build
cmake -GNinja -DBOARD=qemu_riscv32 ..
ninja
emu-rv32i zephyr/zephyr.elf
# How to build RISC-V toolchain
https://riscv.org/software-tools/risc-v-gnu-compiler-toolchain/
......
......@@ -15,7 +15,7 @@ sudo apt-get install libelf-dev
Compile it like this:
g++ -O3 -Wall -lelf emulator.cpp -o emulator
gcc -O3 -Wall -lelf emu-rv32i.c -o emu-rv32i
It is compatible to Spike for the command line arguments, which means you can run
......@@ -23,7 +23,6 @@ the compliance test from https://github.com/riscv/riscv-compliance like this:
make RISCV_TARGET=spike RISCV_DEVICE=rv32i TARGET_SIM=/full/path/emulator variant
It is also compatible with qemu32, as it is used for Zephyr. You can compile the
Zephyr examples for qemu like this:
......@@ -36,7 +35,7 @@ ninja
After this you can run it with the emulator like this:
/full/path/emulator zephyr/zephyr.elf
emu-rv32i zephyr/zephyr.elf
original copyright:
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment