

# $\Pi$ -Ware: Hardware Description with Dependent Types

Author: João Paulo Pizani Flor  
<j.p.pizani@uu.nl>

Supervisor: Wouter Swierstra  
<w.s.swierstra@uu.nl>

Department of Information and Computing Sciences  
Utrecht University

Monday 18th May, 2015

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht

# Context

## Context

- Definition
- Motivation
- Why Agda?

## $\Pi$ -Ware

- Syntax
- Semantics
- Proofs

## Present / Future

- Current work
- Future



# One-sentence definition

A unified DSL ( $\Pi$ -Ware) embedded in *Agda* for *modeling* hardware circuits, *synthesizing* them and *proving* properties about their behaviour and structure.

## Context

### Definition

Motivation

Why Agda?

## $\Pi$ -Ware

Syntax

Semantics

Proofs

## Present / Future

Current work

Future



# Hardware is growing

More specifically, hardware *acceleration*. Three reasons why:

- ▶ Miniaturization still has some generations to go [3]
- ▶ Microarch. optimization gives diminishing returns [1]
- ▶ Battery energy density vs. demand for computation

More applications benefit from *hardware acceleration*

- ▶ DSP, crypto, codecs, graphics, comm. protocols, etc.

Hardware design benefits more from *rigour*

- ▶ *Early optimization*, more error-prone
- ▶ Mass production, less *updateable*

## Context

Definition

Motivation

Why Agda?

## $\Pi$ -Ware

Syntax

Semantics

Proofs

## Present / Future

Current work

Future



# Hardware design “status quo”

Myriad of languages for specific design tasks...

- ▶ **Simulation:** SystemC, VHDL/Verilog
- ▶ **Synthesis:** VHDL/Verilog (subsets), C/C++ (subsets)
- ▶ **Verification:** SAT solvers / Theorem provers

Problems:

- ▶ Manual translation
- ▶ Loss of invariants, manual checking

An analogous situation in software seems bizarre:

- ▶ To “simulate” (interpret) your program, you use Haskell
- ▶ For compilation to x86, use C (non-standardized)

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht

# Functional hardware DSLs

- ▶ Solve **most** of the problems with multiple descriptions
- ▶ “Popular” example: Lava (Chalmers)
  - Description, simulation, testing in Haskell
  - Verification through external SAT solver
- ▶ Drawbacks:
  - Non modular verification (fully-automated)
  - Only for *specific* circuits (not *families*)
  - Haskell types not expressive enough
    - `addN :: Int -> ([Bit], [Bit]) -> [Bit]`
    - Could use lots of extensions, but why compromise?

## Context

Definition

Motivation

Why Agda?

## $\Pi$ -Ware

Syntax

Semantics

Proofs

## Present / Future


Current work

Future



# Dependent types for hardware

- ▶ Well-formedness
- ▶ Rule out design mistakes *early*
  - Floating wires (matching interfaces)
  - Short-circuits (**Plug** constructor)



- ▶ More precise specification of circuit *generators*
  - **Haskell:** `addN :: Int -> ([Bit], [Bit]) -> [Bit]`
  - **Agda:** `addN : (n : ℕ) -> C (2 * n) (suc n)`
- ▶ Mainly: proofs in the same language as the models
  - (Functional) correctness proofs
  - Provably-correct circuit *transformations*

Context

Definition

Motivation

Why Agda?

Π-Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht

# $\Pi$ -Ware

## Context

- Definition
- Motivation
- Why Agda?

## $\Pi$ -Ware

- Syntax
- Semantics
- Proofs

## Present / Future

- Current work
- Future







# Circuit syntax

## ► Combinational / sequential

- Single way of constructing a sequential circuit: **DelayLoop**

$$\text{DelayLoop} : \mathbb{C} \{ \sigma \} (i + l) (o + l) \rightarrow \mathbb{C} \{ \omega \} i o$$

## ► The $\mathbb{C}$ type is “tagged” to keep the two cases distinct

- The distinction is mainly important for simulation
- Easier definitions of *generators*
  - **data**  $\mathbb{C} : \{ p : \text{IsComb} \} \rightarrow \text{Ix} \rightarrow \text{Ix} \rightarrow \text{Set}$   
**data**  $\text{IsComb} : \text{Set}$  **where**  
 $\sigma \ \omega : \text{IsComb}$
- Obs:  $\omega$  has to do with  $\Sigma^\omega$

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht

# Fundamental gates

- ▶ Circuits are built by combining smaller circuits
  - Ultimately, from a library of *fundamental Gates*
  - Each gate specified by a *function* over (binary) *words*

`andSpec` : `Vec Bool 2`  $\rightarrow$  `Vec Bool 1`

`andSpec` (`x` :: `y` :: `ε`) = [ `x`  $\wedge$  `y` ]

- ▶ A “traditional” instance of `Gates` is `BoolTrio`
  - Set of gates: { $\perp$ ,  $\top$ ,  $\neg$ ,  $\wedge$ ,  $\vee$ }
  - With the usual specification (`stdlib`)
- ▶ Other “interesting” instances:
  - Modular arithmetic
  - Cryptographic primitives
  - Primitives for *scans* (case study)

## Context

Definition

Motivation

Why Agda?

## $\Pi$ -Ware

Syntax

Semantics

Proofs

## Present / Future

Current work

Future



# Fundamental gates

- ▶ To define a gate library, we need to define:
  - How many gates are there
  - Each gate's *interface*
  - Each gate's *specification*

$|in| |out| : Gate\# \rightarrow \mathbb{N}$

$spec : (g : Gate\#) \rightarrow (W(|in| g) \rightarrow W(|out| g))$

- ▶ Dependent types help us again
  - The  $Gate\#$  type ranges in  $[0..n - 1]$
  - $spec$  works over words of the *right size*

## Context

Definition  
Motivation  
Why Agda?

## $\Pi$ -Ware

Syntax  
Semantics  
Proofs

## Present / Future

Current work  
Future



# Atomic types

- ▶ The whole **Circuit** module is parameterized by a record
  - Defining what is *carried* over the “wires”
  - $W = \text{Vec } \text{Atom}$
- ▶ This **Atomic** class is similar to Haskell’s **Enum**
  - An atomic type needs to be *finite*
  - There’s a bijection between the type and  $[0..n - 1]$ 
    - $\text{enum} : \text{Fin } |Atom| \leftrightarrow Atom$
    - In Agda, the bijection is *proven*
- ▶ Dependent types move runtime errors to type checking:
  - **Haskell**: `succ maxBound` → runtime error
  - **Agda**: “`succ maxBound`” → doesn’t typecheck!

## Context

Definition  
Motivation  
Why Agda?

## $\Pi$ -Ware

Syntax  
Semantics  
Proofs

## Present / Future

Current work  
Future



# Atomic types (**Bool**)

- ▶ Some possible instances...
  - **Bool**
  - Multi-valued logics (VHDL's `std_logic`)
  - States of a state machine
- ▶ Simplest “useful”: **Bool**
  - We use the mapping  $0 \leftrightarrow \textit{False}$ ;  $1 \leftrightarrow \textit{True}$
  - Order and choice of indices *don't matter*
- ▶ Later how this parameterization ties into *synthesis*

## Context

Definition  
Motivation  
Why Agda?

## $\Pi$ -Ware

Syntax  
Semantics  
Proofs


## Present / Future

Current work  
Future



# Putting all pieces together

- ▶ Small circuit using **Bool** atoms and **BoolTrio** gates



$\underline{\vee}C : C \ 2 \ 1$

$\underline{\vee}C = \text{forkX}$

$\gg (\neg C \parallel \text{idX} \gg \wedge C) \parallel (\text{idX} \parallel \neg C \gg \wedge C)$   
 $\gg \vee C$

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht

# Data abstraction

- ▶ Sometimes it's more convenient to have *typed* circuit I/O
  - Used for conveniently-typed testing/simulation
  - $\mathbb{C}$  ( $\text{Bool} \times \text{Bool}$ )  $\text{Bool}$  instead of  $\mathbb{C} \ 2 \ 1$
- ▶ To be used as circuit I/O, a type needs to be **Synthesizable**
  - Have a mapping to vectors of **Atoms** (a.k.a *words*)

```
record  $\Downarrow W \Uparrow$  ( $\alpha : \text{Set}$ ) { $i : \text{Ix}$ } : Set where
  constructor  $\Downarrow W \Uparrow$  [ $\_$ ,  $\_$ ]
  field  $\Downarrow : \alpha \rightarrow W \ i$ 
         $\Uparrow : W \ i \rightarrow \alpha$ 
```

- ▶ Instances
  - Currently:  $\_ \times \_$ ,  $\_ \uplus \_$ ,  $\text{Vec}$ , primitives.
  - Future: datatype-generic approach

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht



# Circuit semantics

- ▶ Our goal is to have two semantics:
  - Behavioural (done)
  - Structural/Synthesis (TODO)
- ▶ Our behavioural semantics is *functional*
  - From a circuit, a *function* is derived
  - Circuits can be “run” or simulated over inputs

## Context

Definition  
Motivation  
Why Agda?

## $\Pi$ -Ware

Syntax  
**Semantics**  
Proofs

## Present / Future

Current work  
Future





# Sequential simulation

- ▶ More general, for circuit with (possibly) internal state
  - Simulation works over infinite sequences
  - Modeled using Agda's `Stream` (coinductive)
- ▶ User interface
  - ▶  $\llbracket \_ \rrbracket \omega : \mathbb{C} \ i \ o \rightarrow (\text{Stream } (W \ i) \rightarrow \text{Stream } (W \ o))$   
 $\llbracket \_ \rrbracket \omega = \text{run} \circ \llbracket \_ \rrbracket *$ 
    - Works on **both** sequential and combinational circuits
    - Ex:  $\llbracket \text{not} \rrbracket \omega (\text{repeat } [ \text{false} ]) \approx \text{repeat } [ \text{true} ]$
- ▶ `Stream` functions can “look into the future”
  - We use a *causal stream function*
  - $f = \text{run} \circ f'$  with  $f'$  a *step* (past  $\times$  present  $\rightarrow$  next)
  - Idea from Tarmo Uustalu's paper [4]

## Context

Definition  
Motivation  
Why Agda?

## $\Pi$ -Ware

Syntax  
Semantics  
Proofs

## Present / Future

Current work  
Future



# Proving circuit properties

- ▶ What can be proven: depends on which semantics is used
  - **Structural:** “the circuit size grows linearly with input size”
  - **Behavioural:** “the circuit will never produce value X”
- ▶ Example behavioural property: *functional correctness*
  - Agreement with a *specification* on all inputs
  - Specification is a *function*
  - Ex:  $\forall (x \ y : \text{Int8}) \rightarrow \llbracket \text{add}_{256} \rrbracket (x \ , \ y) \equiv x +_{256} y$

## Context

Definition  
Motivation  
Why Agda?

## $\Pi$ -Ware

Syntax  
Semantics  
Proofs

## Present / Future

Current work  
Future





# Present / Future

## Context

- Definition
- Motivation
- Why Agda?

## $\Pi$ -Ware

- Syntax
- Semantics
- Proofs

## Present / Future

- Current work
- Future



# Current work

## Finishing up...

- ▶ Case study: parallel-prefix circuits
  - Computes  $[a_1, (a_1 + a_2), (a_1 + a_2 + a_3), \dots]$  in parallel
  - Behaviour similar to Haskell's `scanl`
  - Applications: sorting, addition, filters, etc., etc.
- ▶ General class + examples implemented in  $\Pi$ -Ware
  - Inspired by Ralf Hinze's "An algebra of scans" [2]
  - As M.Sc experimentation project (Yorick Sijssling)
  - Ex. law: `scan (suc m) □ scan (suc n) ≈ scan (m + suc n)`
- ▶ "Side-effects" of the project

### Context

Definition  
Motivation  
Why Agda?

### $\Pi$ -Ware

Syntax  
Semantics  
Proofs

### Present / Future

Current work  
Future







## ► Translation to VHDL

- Simplified, intermediary language
- Two *key* additions to the framework
- In **Atomic**: VHDL type, one VHDL expression per value
- In **Gates**: one VHDL component per gate

## ► Optimizations in generated VHDL

- Try to use circuit laws to justify “rewrite” steps
- Example:  $((a_1 \wedge a_2) \wedge a_3) \wedge a_4 \cong (a_1 \wedge a_2) \wedge (a_3 \wedge a_4)$

## ► Automation possibilities

- Testing input generation
- Congruence “generation”
- Monoid solver for circuit equality

### Context

Definition  
Motivation  
Why Agda?

### $\Pi$ -Ware

Syntax  
Semantics  
Proofs

### Present / Future

Current work  
Future



# Thank you!

## Questions?

<https://github.com/joaopizani/piware-agda>

<https://github.com/yoricksijsling/PiWare-prefixes>



# References I



H. Esmaeilzadeh, E. Blem, R. St.Amant, K. Sankaralingam, and D. Burger.

Dark silicon and the end of multicore scaling.

In *2011 38th Annual International Symposium on Computer Architecture (ISCA)*, pages 365–376, June 2011.



Ralf Hinze.

An algebra of scans.

In Dexter Kozen, editor, *Mathematics of Program Construction*, number 3125 in Lecture Notes in Computer Science, pages 186–210. Springer Berlin Heidelberg, January 2004.

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht

# References II



**Bernd Hoefflinger.**

ITRS: The international technology roadmap for semiconductors.

In Bernd Hoefflinger, editor, *Chips 2020*, The Frontiers Collection, pages 161–174. Springer Berlin Heidelberg, January 2012.



**Tarmo Uustalu and Varmo Vene.**

The essence of dataflow programming.

In *Proceedings of the Third Asian Conference on Programming Languages and Systems*, APLAS'05, pages 2–18, Berlin, Heidelberg, 2005. Springer-Verlag.

Context

Definition

Motivation

Why Agda?

$\Pi$ -Ware

Syntax

Semantics

Proofs

Present / Future

Current work

Future



Universiteit Utrecht