Explore projects
-
Signal generator 50 MHz
Updated -
Custom UART IP core
Updated -
Regis Cattenoz / pyrift
GNU General Public License v3.0 or laterPython Register InterFace Translation
Updated -
-
xlogic / Tools / FlexLM / Questa
Apache License 2.0Containerized FlexLM license manager for Questa*-Intel® FPGA Edition Software.
Updated -
Containerized Questa*-Intel® FPGA Edition Software.
Updated -
-
Repositorio grupal DVVSD P2021
Updated -
Repositorio Personal DVVSD P2021
Updated -
Tymoteusz Blazejczyk / xlogic-toolchain
Apache License 2.0Toolchain for simulating and building FPGA projects.
Updated -
Tymoteusz Blazejczyk / Docker ModelSim
Apache License 2.0A Docker image with the ModelSim HDL simulator
Updated -
My repo for work on lecture Digital Hardware Design (WS 19/20, Prof Dr Bruening)
Updated