SyntheSys

Project information

A NoC based High Level System Synthesis Tool. SyntheSys allows you to generate VHDL circuit for FPGAs from Python code without any need for architectural details. The generated design rely on a NoC (Network on Chip) and HDL component library.

26 Commits
1 Branch
0 Tags

README
GNU GPLv3

Created on

September 02, 2016

Loading