Commit 238e17cd authored by Mark J. Blair's avatar Mark J. Blair

Updated project status.

parent f86d352e
......@@ -44,12 +44,13 @@ to work on this project during October, 2016 for
[Retrochallenge 2016/10](, but I do not
realistically expect to complete this project within a month.
As of October 23:
As of October 31:
* I have completed the first full routing of the main
controller PCB.
* I have completed the design of the main controller PCB.
* Another PCB for bus termination is probably needed.
* I have also completed the design of a small bus terminator PCB.
* I have created a preliminary design for a 3D printable case.
* FPGA design not yet started.
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment