Skip to content

GitLab

Why GitLab
Pricing
Contact Sales
Explore

Sign in
Get free trial

J

JZJCoreF

Project information

A fast RV32IZifencei soft core implementation with a 2 stage pipeline(ish), written in SystemVerilog!

94 Commits
2 Branches
7 Tags
2 Releases

README
MIT License

Created on

September 01, 2020

Loading