Simplify syntax for clock edges

Some discussion was made to simplify the if rising_edge(clock) syntax. The simplified syntax places the edge definition as part of the process sensitivity list, and takes the form similar to the following:

process(reset, rising clk) is begin
    if reset then
        q <= '0';
    else        -- this branch is sync to clk
        q <= d;
    end if;
end process;

Further proposals were made, including using wait statements in processes without sensitivity, and having a standard library of synthesizable procedures. The "synthesizable procedures" library can be forked out to another open source project.

See http://www.eda-twiki.org/cgi-bin/view.cgi/P1076/ClockedShorthand.

Edited by umarcor
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information