Skip to content
GitLab
Menu
Why GitLab
Pricing
Contact Sales
Explore
Why GitLab
Pricing
Contact Sales
Explore
Sign in
Get free trial
Primary navigation
Search or go to…
Project
F
FreeBSD ports
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Requirements
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Locked files
Build
Pipelines
Jobs
Pipeline schedules
Test cases
Artifacts
Deploy
Releases
Package registry
Container registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Code review analytics
Issue analytics
Insights
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Privacy statement
Keyboard shortcuts
?
What's new
6
Snippets
Groups
Projects
Show more breadcrumbs
FreeBSD
FreeBSD ports
Commits
c9f634bf
Commit
c9f634bf
authored
1 year ago
by
Yuri Victorovich
Browse files
Options
Downloads
Patches
Plain Diff
cad/yosys-systemverilog: Update 2023-06-05 → 2023-06-14
Reported by: portscout
parent
a95d728a
No related branches found
Branches containing commit
No related tags found
Tags containing commit
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
cad/yosys-systemverilog/Makefile
+2
-2
2 additions, 2 deletions
cad/yosys-systemverilog/Makefile
cad/yosys-systemverilog/distinfo
+3
-3
3 additions, 3 deletions
cad/yosys-systemverilog/distinfo
with
5 additions
and
5 deletions
cad/yosys-systemverilog/Makefile
+
2
−
2
View file @
c9f634bf
PORTNAME
=
yosys-systemverilog
DISTVERSION
=
2023-06-
05
DISTVERSION
=
2023-06-
14
CATEGORIES
=
cad
PKGNAMEPREFIX
=
...
...
@@ -34,7 +34,7 @@ SKIP_CABAL_PLIST= yes
USE_GITHUB
=
yes
GH_ACCOUNT
=
antmicro
GH_TAGNAME
=
00c9bce
-
${
DISTVERSION
}
GH_TAGNAME
=
49069fb
-
${
DISTVERSION
}
GH_TUPLE
=
chipsalliance:yosys-f4pga-plugins:56f957c:yosys_f4pga_plugins/yosys-f4pga-plugins
\
zachjs:sv2v:6c4ee8f:sv2v/sv2v
\
YosysHQ:yosys:c5e4eec:yosys/yosys
...
...
This diff is collapsed.
Click to expand it.
cad/yosys-systemverilog/distinfo
+
3
−
3
View file @
c9f634bf
TIMESTAMP = 168
6074483
TIMESTAMP = 168
7103884
SHA256 (cabal/alex-3.3.0.0/alex-3.3.0.0.tar.gz) = 810f8e85ea6b87c37cba10f7660d7f1aa0ba251c1275e3a18c312964bb329a63
SIZE (cabal/alex-3.3.0.0/alex-3.3.0.0.tar.gz) = 86004
SHA256 (cabal/cmdargs-0.10.22/cmdargs-0.10.22.tar.gz) = b8b12e7f8795cf13037bb062d453b86c788eae62558586f59e9419aabe6e9bef
...
...
@@ -25,8 +25,8 @@ SHA256 (cabal/vector-stream-0.1.0.0/vector-stream-0.1.0.0.tar.gz) = a888210f6467
SIZE (cabal/vector-stream-0.1.0.0/vector-stream-0.1.0.0.tar.gz) = 12377
SHA256 (cabal/vector-stream-0.1.0.0/revision/2.cabal) = f5d6d5291cd1b5f2f063403593f1f5c8127d692c888eedeb3e1eb40497a88dca
SIZE (cabal/vector-stream-0.1.0.0/revision/2.cabal) = 1404
SHA256 (cabal/antmicro-yosys-systemverilog-2023-06-
05-00c9bce
-2023-06-
05
_GH0.tar.gz) =
7dbc3b1607a39478f77fd35689483b574cf7c0111dd262bc7ed7ea936e31a75f
SIZE (cabal/antmicro-yosys-systemverilog-2023-06-
05-00c9bce
-2023-06-
05
_GH0.tar.gz) = 15
8127
SHA256 (cabal/antmicro-yosys-systemverilog-2023-06-
14-49069fb
-2023-06-
14
_GH0.tar.gz) =
56c4b96f1be7acfee147033d1f726c82b83ee61ccc8dd18e95914f21e3c5e6b6
SIZE (cabal/antmicro-yosys-systemverilog-2023-06-
14-49069fb
-2023-06-
14
_GH0.tar.gz) = 15
7988
SHA256 (cabal/chipsalliance-yosys-f4pga-plugins-56f957c_GH0.tar.gz) = e2bf0adae00912e07524f2ecf5f6de3d395d283890652d38568175ad56d7bada
SIZE (cabal/chipsalliance-yosys-f4pga-plugins-56f957c_GH0.tar.gz) = 2690136
SHA256 (cabal/zachjs-sv2v-6c4ee8f_GH0.tar.gz) = b03955f19128d05c2a2c9d162b2b946fd23a220146abbc5b7847c83c3f937e90
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment